A CMOS compatible direct write laser lithography technique has been developed for cantilever fabrication on pre-fabricated standard CMOS. We have developed cantilever based sensors for mass measurements in vacuum and air. The cantilever is actuated into lateral vibration by electrostatic excitation and the resonant frequency is detected by capacitive readout. The device is integrated on standard CMOS circuitry. In the work a new direct write laser lithography (DWL) technique is introduced. This laser lithography technique is based on direct laser writing on substrates coated with a resist bi-layer consisting of poly(methyl methacrylate) (PMMA) on lift-off resist (LOR). Laser writing evaporates the PMMA, exposing the LOR. A resist solvent is used to transfer the pattern down to the substrate. Metal lift-off followed by reactive ion etching is used for patterning the structural poly-Si layer in the CMOS. The developed laser lithography technique is compatible with resist exposure techniques such as electron beam lithography. We demonstrate the fabrication of sub-micrometre wide suspended cantilevers as well as metal lift-off with feature line widths down to approximately 500 nm.
Introduction
The demand for sensors with increased sensitivity, new improved functionality, and reduced analyte usage as well as reduced fabrication costs is driving the development of sensors from the micro-to the nano-regime. The advances of nanotechnology have enabled the development of a variety of novel electrochemical biosensors, e.g. admittance spectroscopy based sensors using nanoelectrodes [1] and electrochemical DNA sensors [2] . Also, mechanical sensors are moving into the nano-regime. Microcantilevers have been widely used for sensor applications, often based on the detection of surface stress changes as response signal. A static cantilever deflection is mostly detected optically [3] 0957-4484/04/100628+06$30.00 © 2004 IOP Publishing Ltd Printed in the UK S628 and piezoresistively [4, 5] and the fabrication process is known from AFM cantilever fabrication. Further minimization of such static cantilever systems would encounter several obstacles. For example, the optical detection set-up would become complicated due to the alignment and focusing of the laser beam on a nanometre sized cantilever. Nanocantilevers with integrated piezoresistors would be a challenge to fabricate due to the small feature sizes. Hence, these approaches would not easily lead to any cheap and compact nanomechanical sensor device for commercialization.
Furthermore, the mechanism causing surface stress changes upon molecular adsorption on the cantilever surface is still not fully understood.
However, cantilevers can also be operated in the dynamic mode where a mass change is monitored as a change in the resonant frequency of the cantilever. These systems can benefit significantly from minimization. Adsorption or deposition of a compound on a vibrating object can be detected by monitoring the resonant frequency shift due to the added mass. Quartz crystal micro-balance sensors [6] are based on this dynamic principle and can achieve nanogram mass sensitivity.
We want to achieve attogram sensitivity or beyond, using dynamic mode cantilever sensors. For a cantilever with a rectangular cross section a simple harmonic oscillator model can be applied to describe the resonant frequency according to [7] ,
where f 0 is the cantilever resonant frequency, k is the spring constant and m * = nm is the effective mass of the cantilever, where m is the mass and n is a geometrical parameter derived from the Euler-Bernoulli beam equation [8] . Hence, an estimate of the mass resolution can be achieved by assuming that the added mass is uniformly distributed on the cantilever as well as that the spring constant is unaffected,
where δm is the minimum detectable mass and f is the resonant frequency shift due to the added mass. Linear approximation of the above formula leads to a simple expression for the mass resolution according to [11] ,
where δ f is the frequency resolution. In order to deduce the adsorbed mass, only the magnitude of the resonant frequency shift and the value of the resonant frequency need to be determined. Furthermore, one can conclude that increasing the resonant frequency while keeping the spring constant fixed leads to increased mass sensitivity. This can be achieved by simply reducing the cantilever dimensions. Hence, in order to have the highest possible mass sensitivity, nanocantilevers need to be fabricated. Table 1 illustrates how the mass sensitivity can be improved by minimizing dimensions. The cantilever dimensions in the first row are similar to an atomic force microscope cantilever having a quite low resonant frequency. The second row corresponds to a cantilever structure similar to cantilevers presented in this work. Such a design would not be far from having attogram mass sensitivity. The final row corresponds to a nanocantilever design, having in theory close to zeptogram mass sensitivity. However, the last design would not be appropriate since the resonant frequency would not be electrostatically detectable using the present CMOS design. This is because the operational frequency range is lower than the nanocantilever resonant frequency. The operational frequency range extends up to approximately 2 MHz, which corresponds to a cantilever design such as in row 2 in table 1.
Other groups [9, 10] have developed nanocantilever systems but these systems need low temperature, high magnetic fields or complicated laser Doppler shift detection. By these approaches it is thus not straightforward to realize compact systems.
In this paper the fabrication of a cantilever based mass sensor fully integrated on CMOS circuitry is presented. The finalized device is compact, the process sequence is batch process compatible, and the device could in the future be used as a component in a portable system. The principle of the system is schematically shown in figure 1. By applying an AC and a DC voltage between a suspended cantilever and a parallel electrode the cantilever can be excited into lateral vibration [11] . When the cantilever mass is changed, e.g. by adsorption of molecules, the reduced resonant frequency is measured by the capacitance change between the cantilever and the parallel plate electrode. The capacitance between the cantilever and electrode induces a very small current signal, which makes it necessary to minimize the parasitic capacitance contribution. This makes CMOS integration crucial. CMOS integration is used for signal amplification as well as conversion of the capacitive current signal into a measurable voltage output. CMOS integration can add S629 functionality to the sensor, in terms of frequency tracking and Q-factor enhancement [12] [13] [14] .
Overview of lithography techniques
Previously, technologies such as electron beam lithography (EBL), atomic force microscopy lithography (AFM-L), and local laser annealing of 6-8 nm thin Al layers have been evaluated for the fabrication of nanocantilevers on standard CMOS [15, 16] . Their fundamental properties are summarized in table 2. The techniques are different in terms of resolution and throughput. When performing EBL processing on CMOS typically a 30-50 nm thick metal mask is defined by lift-off. This metal layer thickness is optimal for pattern transfer to a structural poly-Si layer using anisotropic reactive ion etching (RIE). However, CMOS compatibility is an issue. Electron beam induced irradiation damage on thin gate oxides degrading the functionality of the CMOS is for example a problem [17] . This has been experienced for e-beam acceleration voltages between 10 and 35 kV [15] . It takes approximately 5 min to expose a design as schematically shown in figure 1. A CMOS chip typically contains 20 resonator structures. Writing 20 structures including 2 h of pre-handling (alignment etc) will result in a total processing time of roughly 3.5 h.
AFM-L enables very high resolution pattern generation and instant lithography result monitoring but necessitates a clean surface with a roughness below 2-3 nm. AFM-L is based on the local oxidization of 6-8 nm thick Al layers. AFM-L of a thin Al film on a poly-Si layer is very difficult due to tip wear and tip hopping. The oxidization of a design as in figure 1 takes roughly 10 min. Writing 20 structures with 10 min of system stabilization time in between, including 30 min of prehandling, will result in a total processing time of roughly 7 h.
Laser annealing of 6-8 nm thick Al layers has previously been used proving the CMOS compatibility of laser lithography based technologies [18] . The technique enables rapid patterning (a whole chip with 20 structures takes approximately 1 h to pattern), but large numbers of pin-holes can be produced when patterning poly-Si. This is because the optimal Al thickness which can be used for oxidization is comparable to the poly-Si surface roughness. Thin metal masking results in large numbers of pin-holes and hence unsuccessful RIE pattern transfer. This drastically reduces the throughput of working devices. Hence, the desired lithography technique should allow fabrication of metal masks thicker than 20 nm to avoid pin-holes and should be fast and flexible. In this paper we present such a technique, which is introduced in the following section.
DWL on CMOS
We present a CMOS compatible direct write laser lithography (DWL) technique based on local laser writing of a resist bilayer and subsequent metal lift-off. The technique enables fast and flexible metal masking. The technique can produce thick metal masks with sub-micrometre line widths over cm 2 areas. DWL is performed as a post-process step on pre-fabricated CMOS chips. The CMOS technology is a standard twin-well, two-poly-Si two-metal technology. The size of the lithography area is typically 100 × 100 µm 2 as shown in figure 2(a) . The cantilever is fabricated out of the bottom poly-Si CMOS layer, shown in figure 2(b) , which is B ++ doped.
Process
An argon ion laser is used for DWL. The laser is tuned to λ = 488 nm. Optics allow the laser beam to be focused to an optimal spot size of approximately 500 nm [19] . A CCD camera is used for alignment of the laser beam on the sample, enabling lateral control with a precision of a few micrometres. The lithography pattern is generated by moving the substrate on an x-y stage. The x-y stage is set so that the minimum distance between consecutive lines/spots is 500 nm. As shown in the schematic process illustration in figure 3 , the CMOS chips are coated with LOR and hard baked on a hotplate at 220
• C for 20 min. Next, the CMOS chips are coated with PMMA and baked at 180
• C for 20 min ( figure 3(a) ). An optimal bi-layer thickness composition of 120/80 nm (PMMA/LOR, measured by ellipsometry) was chosen for the patterning. The laser beam is turned on and off synchronized with the motion of the stage and patterns are defined through thermal evaporation of the bi-layer ( figure 3(b) ). Figure 4 shows a cross-sectional image of a laser exposed bi-layer. The evaporation of the bi-layer resulted in a Gaussian profile of the resist. The important parameters are the laser power and the spot dwell time (writing speed). The laser spot power can be varied between 10 and 300 mW and the dwell time can be varied from 0.5 to 50 ms. After the exposure the CMOS chips are treated with oxygen ashing (99 sccm O 2 :20 sccm N 2 , 30 W, 80 mTorr for 20 s) using an STS reactive ion etcher, in order to remove PMMA residues, which would hinder the development of the LOR ( figure 3(c) ).
In order to transfer laser written patterns to the structural poly-Si layer the LOR is dissolved with diluted developer MF 319 (Shipley) ( figure 3(d) ). MF 319 is mixed with deionized water to give a desired dissolution rate of tenths of a nanometre per minute. A slow dissolution process enhances control of the necessary undercut profile and prevents over-development, in which case the PMMA layer might collapse or break apart. The LOR is dissolved isotropically, hence creating a lower boundary on the minimum distance between lines. This is an inherent property of the wet-etch process and a distance of at least 1.5 times the vertical resist thickness is needed between structures. This limits the minimum line separation to 300 nm, for the resist composition used for cantilever fabrication.
Metal deposition was carried out by thermal evaporation of aluminium or chromium ( figure 3(e) ). The lift-off process is carried out in two steps. First, a warm acetone bath is used to expand and dissolve the PMMA ( figure 3(f) ). This will create cracks in the metal layer on top of the PMMA and start an initial lift-off. The LOR is unaffected by the acetone and will thus prevent metal flakes from adhering to the silicon substrate. Subsequently, warm Remover PG (MicroChem) dissolves the LOR layer and remove the remaining metal ( figure 3(g) ).
The metal mask is used as an etch mask when performing anisotropic RIE (30 sccm O 2 :10 sccm SF 6 , 35 W, 80 mTorr for 7 min), transferring the design to the structural poly-Si layer. The cantilevers are released from the substrate by an isotropic wet etch of the SiO 2 layer, using hydrofluoric acid (HF), followed by thoroughly rinsing in de-ionized water.
The CMOS chips are not allowed to dry at any point during the rinsing steps after the etching of the SiO 2 layer. This is due to stiction related problems caused from capillary forces acting on the suspended cantilever by the dehydration of water menisci. Stiction is circumvented by using a dry release method [20] . The CMOS chip (still covered by water) is placed in acetone, after which standard photo-resist (AZ 5214E, Clariant) is applied until the liquid covering the sample is concentrated resist. Next, the resist covered sample is spun at 3000 rpm for 30 s and subsequently soft-baked at 90
• C, resulting in a 1.7 µm thick resist layer fully encapsulating the suspended nanocantilever. Finally, the cantilevers are dry released using oxygen ashing (99:20 sccm O 2 :N 2 , 30 W, 80 mTorr for 15 min) of the photo-resist support.
Results and discussion
The developed DWL technique has enabled patterning with 30-40 nm thick Al and Cr metal masks on standard CMOS S631 chips, as shown in figure 5 . The DWL generated resist mask can clearly be seen using an optical microscope ( figure 5(a) ). The mechanical resolution of the x-y stage is 100 nm and explains the edge roughness but minor rip-off is also evident as seen in figure 5(c) . The DWL method enables metal liftoff with minimum line widths of 500 nm. By increasing the power slightly the line width can be tuned from 500 nm up to several micrometres. By tuning the anisotropic RIE process parameters for the pattern transfer to the structural poly-Si layer the line width could be reduced further. . Previous characterizations of similar poly-Si cantilevers without CMOS have shown quality factor values of Q air = 70 [7] and Q vacuum = 28 000 [21] .
DWL limits the minimal cantilever width to 500 nm, and a 600 nm high and 14.4 µm long cantilever, having a spring constant of 1 N m −1 , would have a resonant frequency of approximately 3.25 MHz. Hence an ideal mass sensitivity of 6 × 10 −18 g Hz −1 could be achieved using the developed laser lithography technique. This would require re-designing the CMOS in order to increase the operational frequency range of the electrostatic read-out.
Combining DWL with EBL
Although the developed DWL technique offers several benefits for CMOS processing there could be some concern regarding the resolution. It seems as if the resolution cannot be improved to go much beyond 500 nm and it will certainly never give the same resolution as for instance EBL or AFM-L. Low energy EBL exposure can be a method to achieve high resolution without irradiation damage of the CMOS. As schematically illustrated in figure 2(b) there is an approximately 1.9 µm step between the poly-Si layer and the protection layer for the circuitry. Spin coating with thin resist inevitably produces a thicker bi-layer at the edges of the structuring area. This complicates low energy EBL since the exposure dose needs to be increased at such edges, without overexposing delicate structures which are in the close vicinity. We have been able to combine DWL with EBL exposure of a resist bi-layer consisting of a 80 nm thick PMMA layer on a 170 nm thick layer of ZEP 520 A7 (Zeon Corp. Japan). First, low energy EBL (3 kV, in order to minimize irradiation damage) has been used for exposure on CMOS. Second, DWL has been used for writing holes or 'anchor points', connecting the EBL defined structure to the rest of the CMOS circuitry, using the method previously described. After making the holes in the resist, the CMOS chip has been developed according to standard EBL processing [15] and metal lift-off has been achieved, as shown in figure 6 . The edge uniformity and the lateral positioning control is excellent between the DWL and the EBL written areas. Hence, when needed, very delicate nanopatterning on CMOS could be achieved using low energy EBL which thereafter could be connected by DWL. This could increase the throughput and possibly reduce the fabrication costs of high definition EBL made nanodevices since a combination of DWL and EBL could reduce the total patterning time.
Conclusion
In conclusion, a DWL technique has been developed for lithography on pre-fabricated CMOS chips. The technique enables fast and flexible lithography using thermal evaporation of a resist bi-layer followed by metal lift-off. DWL is fully CMOS compatible and has been used for fabrication of nanocantilevers on CMOS. The designed system has been optimized for mass measurements and is to be used for biosensing in vacuum and air. Mask definition with line widths down to 500 nm has been shown, and by tuning the anisotropic RIE process parameters the line width could be reduced further. Successful fabrication of suspended cantilevers has been demonstrated, as well as the possibility to combine the technique with EBL exposure of resist. This latter point opens up possibilities in terms of cost reduction and pattern definition flexibility as well as the possibility of patterning radiation sensitive surfaces at low EBL energies. At present, DWL defined cantilever structures are to be characterized and a measurement set-up is being built for molecular immobilization experiments.
